

LIBRARY OF THE
UNIVERSITY OF ILLINOIS
AT URBANA-CHAMPAIGN

510.84

I l 6 r

no.111-130

cop.3



The person charging this material is responsible for its return to the library from which it was withdrawn on or before the **Latest Date** stamped below.

Theft, mutilation, and underlining of books are reasons for disciplinary action and may result in dismissal from the University.

To renew call Telephone Center, 333-8400

UNIVERSITY OF ILLINOIS LIBRARY AT URBANA-CHAMPAIGN

BUILDING USE ONLY

SEP 21 1980

SEP 20 1980

L161—O-1096



Digitized by the Internet Archive
in 2013

<http://archive.org/details/designofcircuits127smit>

10.84
IL6r
no. 127
cop. 3

THE UNIVERSITY OF CHICAGO
LIBRARY

DESIGN OF CIRCUITS FOR THE PATIENT ARTICULATION UNIT

by

R. C. Smith

REPORT NO. 127

August 31, 1962

CHICAGO, ILLINOIS

2. INTRODUCTION

The Pattern Recognition Unit (P.R.U.) which has been described elsewhere contains a central core of 1024 identical processing modules called 'stalactites' arranged in a two-dimensional array with only local connectivity. Two possible module circuit realizations of the stalactite will be described here. These realizations are not independent and other combinations of the component circuits are quite possible, though each as described follows a somewhat different design philosophy. Stalactites of either design will contain about 50 transistors, 250 diodes, 250 resistors, and 50 capacitors.

3. STALACTITE ORGANIZATION

A schematic representation of the stalactite organization as adopted from File No. 46³ is shown in Figure 1. Four salient features may be observed. These are:

1. Eight input lines from which data from eight nearest-neighboring stalactites may be received.
2. An output capable of returning signals to these eight neighbors.
3. An input and output associated with register M, and used in communication to other devices, the Transfer Memory, and Pyramidal Readout.
4. A logic assembly controlled by 40 externally-actuated control lines.

The majority of the control lines are common to all 1024 stalactites and are operated at the same time for each. Thus identical commands are given to occur in all modules at once. However, the process which results in each may be different and depends in general on the behavior of the neighboring single-stalactite processors.

Footnote 22. "The Design of a Pattern Recognition Digital Computer," by E. McCannick.

Footnote 46. "The Design of a Pattern Recognition Digital Computer with Application to the Automatic Summing of Bubble Chamber Negatives," by E. McCannick and R. Haralick.

Initial State		Effective Drive	Final State After Simultaneous U and D	Comments	Final State After U Alone	Final State After D Alone
A	C	B	B'		B'	B'
0	0	0	0	Gate	0	0
				to		
0	0	1	0	Zero	0	1
0	1	0	0	Leave	0	0
		Neither		Along	1	1
0	1	1	1		0	1
1	0	0/0	0	Reverse	0	1
1	0	1/0	0		0	1
1	1	0	1	Gate	0	1
				to		
1	1	1	1	One	1	1

pulse the receiving flipflop is gated to a 0 if its neighbor below is 0 and is otherwise left alone. In the event of a DOWN pulse the flipflop is gated to a 1 if its neighbor above is a one. The end conditions are equivalent to a "phantom" neighbor which will always gate the adjacent flipflop. If the flipflops are called A, B, C in descending order then in the event of a DOWN pulse B becomes $B' = A \vee B$ while in the event of an UP pulse B becomes $B'' = BC$.

In the simplest implementation of the desired Stacking action for separate UP or DOWN pulses it does not matter in which state the "receiving" flipflop already exists. If a gate to 1 should occur for example, the flipflop changes if it were originally 0, but though gated, stays the same if it were already a 1. However, if both UP and DOWN pulses are applied simultaneously, the receiving flipflop is subjected to conflicting demands for its final state. But if the gating action is made conditional upon the state of the receiving flipflop, such that it receives no gate if it is already in the state to which the gate would force it, then the behavior known as Bubbling* will result. Figure 2 gives a truth table for the behavior and Figure 3 illustrates the effect graphically.

In summary, upon simultaneous application of both UP and DOWN pulses, three cases may be distinguished depending on the response of the receiving flipflop to the pulses applied separately. a) neither causes reversal, b) only one causes reversal, 3) either causes reversal. Simultaneous application of both UP and DOWN will reverse the receiving flipflop in cases b, c but will leave it unaffected in a.

This discussion has thus far treated a single receiving flipflop gated on the basis of information from two adjacent flipflops. If these other flipflops are also a part of the same Bubble Register then they, too, will be gated by the UP and DOWN pulses and some difficulty may arise in determining the final state.

I.4 THE REQUIREMENTS OF A WORKING REGISTER

Though the required Stacking response to widely separated UP and DOWN pulses can be implemented in several fairly simple ways, the major

* File No. 463, Report No. 122.

requirements in such a case suggest storage of a previous simple state, via the 1 state of Flipflop A when going from 0 to 1, or the zero state of Flipflop C when going from 1 to 0. The extremely limited availability of the stored information to the state of the Flipflop will imply, in any possible circuit implementation a relatively direct coding connection to the (temporary) storage element. This it would seem possible, and is in that case, that the energy required to change the state of the storage element can come directly from a Flipflop output. This in the present case where high-speed operation is desirable and when the required energy is large the need for such a solution is obvious and when the required energy is large the need for such a solution is obvious and when the required energy is large the need for such a solution is obvious.

This simple situation is to be contrasted to the case in which the Flipflop responds to simultaneous 0 or 1 inputs where is required. Here, as will be shown, temporary storage of a double conditioned previous state is necessary, and the required logic shall necessitate some compromise between speed and circuit complexity.

It is convenient to compare the simultaneous Bubbled case with the problems of design of simple, register-driven, commutating, binary counters. One must be sure in both cases that just one way through a transition is induced by one of the inputs that the Flipflop is now loaded or "unloaded" by the other input. In the most naive solution this problem is solved by adding the drive pulse about equal to the Flipflop regeneration time and not connected to its setting time. The Flipflop's memory of its previous state is stored in the commutating or speed-up mechanism which ensure that the Flipflop now excited will arrive in the state opposite to that in which it began. Many sophisticated counters have the going action of providing additional memory of the Flipflop's initial state, by an initial charge in one of its setting circuitry. Since this initial charge must be established before setting is again possible, delay triggering and no long drive pulses is indicated.

The same problem of delay triggering is found in the Bubbled Register design for the case of simultaneous inputs. Here, also, it will be necessary to provide temporary storage of the previous flipflop state as well as the state of adjacent flipflops, so the output that hence are concerned.

will provide the gate-drive flip-flop in position 1. Similarly, the second gate-drive flip-flop will provide the gate-drive flip-flop in position 2. The third gate-drive flip-flop will provide the gate-drive flip-flop in position 3. The fourth gate-drive flip-flop will provide the gate-drive flip-flop in position 4. The fifth gate-drive flip-flop will provide the gate-drive flip-flop in position 5. The sixth gate-drive flip-flop will provide the gate-drive flip-flop in position 6. The seventh gate-drive flip-flop will provide the gate-drive flip-flop in position 7. The eighth gate-drive flip-flop will provide the gate-drive flip-flop in position 8. The ninth gate-drive flip-flop will provide the gate-drive flip-flop in position 9. The tenth gate-drive flip-flop will provide the gate-drive flip-flop in position 10. The eleventh gate-drive flip-flop will provide the gate-drive flip-flop in position 11. The twelfth gate-drive flip-flop will provide the gate-drive flip-flop in position 12. The thirteenth gate-drive flip-flop will provide the gate-drive flip-flop in position 13. The fourteenth gate-drive flip-flop will provide the gate-drive flip-flop in position 14. The fifteenth gate-drive flip-flop will provide the gate-drive flip-flop in position 15. The sixteenth gate-drive flip-flop will provide the gate-drive flip-flop in position 16. The seventeenth gate-drive flip-flop will provide the gate-drive flip-flop in position 17. The eighteenth gate-drive flip-flop will provide the gate-drive flip-flop in position 18. The nineteenth gate-drive flip-flop will provide the gate-drive flip-flop in position 19. The twentieth gate-drive flip-flop will provide the gate-drive flip-flop in position 20. The twenty-first gate-drive flip-flop will provide the gate-drive flip-flop in position 21. The twenty-second gate-drive flip-flop will provide the gate-drive flip-flop in position 22. The twenty-third gate-drive flip-flop will provide the gate-drive flip-flop in position 23. The twenty-fourth gate-drive flip-flop will provide the gate-drive flip-flop in position 24. The twenty-fifth gate-drive flip-flop will provide the gate-drive flip-flop in position 25. The twenty-sixth gate-drive flip-flop will provide the gate-drive flip-flop in position 26. The twenty-seventh gate-drive flip-flop will provide the gate-drive flip-flop in position 27. The twenty-eighth gate-drive flip-flop will provide the gate-drive flip-flop in position 28. The twenty-ninth gate-drive flip-flop will provide the gate-drive flip-flop in position 29. The thirtieth gate-drive flip-flop will provide the gate-drive flip-flop in position 30. The thirty-first gate-drive flip-flop will provide the gate-drive flip-flop in position 31. The thirty-second gate-drive flip-flop will provide the gate-drive flip-flop in position 32. The thirty-third gate-drive flip-flop will provide the gate-drive flip-flop in position 33. The thirty-fourth gate-drive flip-flop will provide the gate-drive flip-flop in position 34. The thirty-fifth gate-drive flip-flop will provide the gate-drive flip-flop in position 35. The thirty-sixth gate-drive flip-flop will provide the gate-drive flip-flop in position 36. The thirty-seventh gate-drive flip-flop will provide the gate-drive flip-flop in position 37. The thirty-eighth gate-drive flip-flop will provide the gate-drive flip-flop in position 38. The thirty-ninth gate-drive flip-flop will provide the gate-drive flip-flop in position 39. The fortieth gate-drive flip-flop will provide the gate-drive flip-flop in position 40. The forty-first gate-drive flip-flop will provide the gate-drive flip-flop in position 41. The forty-second gate-drive flip-flop will provide the gate-drive flip-flop in position 42. The forty-third gate-drive flip-flop will provide the gate-drive flip-flop in position 43. The forty-fourth gate-drive flip-flop will provide the gate-drive flip-flop in position 44. The forty-fifth gate-drive flip-flop will provide the gate-drive flip-flop in position 45. The forty-sixth gate-drive flip-flop will provide the gate-drive flip-flop in position 46. The forty-seventh gate-drive flip-flop will provide the gate-drive flip-flop in position 47. The forty-eighth gate-drive flip-flop will provide the gate-drive flip-flop in position 48. The forty-ninth gate-drive flip-flop will provide the gate-drive flip-flop in position 49. The fiftieth gate-drive flip-flop will provide the gate-drive flip-flop in position 50. The fifty-first gate-drive flip-flop will provide the gate-drive flip-flop in position 51. The fifty-second gate-drive flip-flop will provide the gate-drive flip-flop in position 52. The fifty-third gate-drive flip-flop will provide the gate-drive flip-flop in position 53. The fifty-fourth gate-drive flip-flop will provide the gate-drive flip-flop in position 54. The fifty-fifth gate-drive flip-flop will provide the gate-drive flip-flop in position 55. The fifty-sixth gate-drive flip-flop will provide the gate-drive flip-flop in position 56. The fifty-seventh gate-drive flip-flop will provide the gate-drive flip-flop in position 57. The fifty-eighth gate-drive flip-flop will provide the gate-drive flip-flop in position 58. The fifty-ninth gate-drive flip-flop will provide the gate-drive flip-flop in position 59. The sixtieth gate-drive flip-flop will provide the gate-drive flip-flop in position 60. The sixty-first gate-drive flip-flop will provide the gate-drive flip-flop in position 61. The sixty-second gate-drive flip-flop will provide the gate-drive flip-flop in position 62. The sixty-third gate-drive flip-flop will provide the gate-drive flip-flop in position 63. The sixty-fourth gate-drive flip-flop will provide the gate-drive flip-flop in position 64. The sixty-fifth gate-drive flip-flop will provide the gate-drive flip-flop in position 65. The sixty-sixth gate-drive flip-flop will provide the gate-drive flip-flop in position 66. The sixty-seventh gate-drive flip-flop will provide the gate-drive flip-flop in position 67. The sixty-eighth gate-drive flip-flop will provide the gate-drive flip-flop in position 68. The sixty-ninth gate-drive flip-flop will provide the gate-drive flip-flop in position 69. The seventieth gate-drive flip-flop will provide the gate-drive flip-flop in position 70. The seventy-first gate-drive flip-flop will provide the gate-drive flip-flop in position 71. The seventy-second gate-drive flip-flop will provide the gate-drive flip-flop in position 72. The seventy-third gate-drive flip-flop will provide the gate-drive flip-flop in position 73. The seventy-fourth gate-drive flip-flop will provide the gate-drive flip-flop in position 74. The seventy-fifth gate-drive flip-flop will provide the gate-drive flip-flop in position 75. The seventy-sixth gate-drive flip-flop will provide the gate-drive flip-flop in position 76. The seventy-seventh gate-drive flip-flop will provide the gate-drive flip-flop in position 77. The seventy-eighth gate-drive flip-flop will provide the gate-drive flip-flop in position 78. The seventy-ninth gate-drive flip-flop will provide the gate-drive flip-flop in position 79. The eightieth gate-drive flip-flop will provide the gate-drive flip-flop in position 80. The eighty-first gate-drive flip-flop will provide the gate-drive flip-flop in position 81. The eighty-second gate-drive flip-flop will provide the gate-drive flip-flop in position 82. The eighty-third gate-drive flip-flop will provide the gate-drive flip-flop in position 83. The eighty-fourth gate-drive flip-flop will provide the gate-drive flip-flop in position 84. The eighty-fifth gate-drive flip-flop will provide the gate-drive flip-flop in position 85. The eighty-sixth gate-drive flip-flop will provide the gate-drive flip-flop in position 86. The eighty-seventh gate-drive flip-flop will provide the gate-drive flip-flop in position 87. The eighty-eighth gate-drive flip-flop will provide the gate-drive flip-flop in position 88. The eighty-ninth gate-drive flip-flop will provide the gate-drive flip-flop in position 89. The ninetieth gate-drive flip-flop will provide the gate-drive flip-flop in position 90. The ninety-first gate-drive flip-flop will provide the gate-drive flip-flop in position 91. The ninety-second gate-drive flip-flop will provide the gate-drive flip-flop in position 92. The ninety-third gate-drive flip-flop will provide the gate-drive flip-flop in position 93. The ninety-fourth gate-drive flip-flop will provide the gate-drive flip-flop in position 94. The ninety-fifth gate-drive flip-flop will provide the gate-drive flip-flop in position 95. The ninety-sixth gate-drive flip-flop will provide the gate-drive flip-flop in position 96. The ninety-seventh gate-drive flip-flop will provide the gate-drive flip-flop in position 97. The ninety-eighth gate-drive flip-flop will provide the gate-drive flip-flop in position 98. The ninety-ninth gate-drive flip-flop will provide the gate-drive flip-flop in position 99. The one-hundredth gate-drive flip-flop will provide the gate-drive flip-flop in position 100.

11.0 DESIGN OF STATICS LOGIC

Figure 1-2 illustrates a statics circuit for a register. The circuit is designed to perform the required logic for the register operation. The circuit is simple and conventional, being similar to that used in conventional flip-flops and identical to that used in static shift register design.

11.1 STATE OF OPERATION

The statics information or temporary storage of the state of the controlling flip-flop, A , is stored in the statics C_1 . In the initial state, with UP and DOWN drivers off, C_1 is charged positive through driver C_2 . If $A = 1$ or is charged negative via C_3 , if $A = 0$.

During a time delay for which A is held positive pulse is applied to DOWN line, the information state of C_1 will depend on the previous information C_2 . It will continue to hold the flip-flop state until it is set low by C_3 and otherwise remain static. If during this time pulse is applied to C_3 the flip-flop is also changed. The operation of C_3 is controlled line to the output of C_1 and the state of C_1 .

The Flipflop

The flipflop has been designed using 2N4001 PNP, 2N3904 NPN, and 7400 NAND gates. The power supply voltages are $\pm 5\frac{1}{2}$ V. The maximum delay time t_{dmax} is 10 ns. The base-emitter voltage V_{BE} and V_{CE} have been taken to be 0.5 V and 1 V, respectively. The resulting constant or delay-capability of the flipflop is about five times t_{dmax} of 50 ns. Part of this will be used in driving the resistor connected to Q_1 in the next flipflop.

Though the precise details of the way in which Q_1 is charged positive depends on the design of the input driver, the peak current for this purpose is an important consideration. The magnitude of the available supply current depends on the transistor β , the value of the emitter resistor, the emitter R_{E1} , and the size of the collector resistor. Though the maximum current is conventionally 10 mA in this case also, need to reduce the current surge from the transistor or of course, it also provides a new base current of 10 to 20 mA, required to charge C_1 during the flipflop regeneration time. The precise value depends on the design of the driver, and on the frequency of the flipflop.

Gate Capacitance

The value of R_1 and the voltage to which it is charged are critical in determining the recovery time or the zero-current time of C_1 . This time is also a strong function of circuit inductance, being at least dependent on the series resistance of the input driver and the minimum sensitivity of the flipflop to small current values. If Q_1 is returned to 10 volts it gives a small current discharge and for a given discharge time requirements less need be put on the driving system. However, the current in Q_1 to 10 volts must be supplied from the neighbouring flipflop while it is in the zero state, and it is for this reason that the flipflop is designed to operate at a current of $I_1 = 1.5 \pm 0.5$ mA instead of 10 mA. A reasonable compromise value for recovery is 10 ns with a time constant of 10 ± 5 ns.

Since Q_1 is used only to charge C_1 positive then transistor 1 is not likely to be directly affected by flipflop 2. In order that no current flows through Q_1 and Q_2 in the event that V_{CEmax} and V_{CEmin} are reached,

at ± 30 large to be necessary, that Q_2 be driven with a regulated drive of 1 mA or 20.4 volts while Q_1 can be generated with a drop 20.4 volts at 100 μ s. This even is the case of $V_{ce_{sat}} = 0.3$ volts and $V_{ce_{sat}} = 0.2$ volts the drive on the flipflop base will not exceed 100 μ s.

The Storage Capacitor

The minimum DDM pulse which the driver of Figure 2-11 will produce is 3.8 volts. The minimum printed voltage at the $Q_1 - Q_2$ node before action results from the maximum diode drop and $V_{ce_{sat}}$ voltages. It may be as low negative as $-0.5 - 0.5 = -1.0$ volts. Thus when the DDM pulse is applied this node will tend to go at least to $+2.6$ volts and the base of the driving transistor shall tend to $+2.1$ volts.

In order that the flipflop be gated properly its base must be held above ground for the regeneration time of about 20 nsec, supporting the loss of Q_1 , after supplying the charges to Q_2 , the transistor base and the storage capacitor. Thus for a DDM drive rise time of < 60 nsec, the current in Q_1 , about 1 mA, must be supported for about 40 nsec. Thus C_1 must supply ≈ 150 pC for this reason. The stored charge in Q_1 is ≈ 25 pC and that in 2N360 series transistors with these operating conditions is < 100 pC. The charge required for a 0.5 volt change in 25 pF is 15 pC. Thus, the total charge transmitted by C_1 must be less than 300 pC and $C_1 = 150$ pF should be adequate in view of the minimum 2.1 volts available.

Under the previous conditions one should investigate the recovery period which must be allowed between the finish of one UP/DDM pulse and the next. The maximum drive pulse available from the driver of Figure 2-11 depends on the -6 volt supply. The pulse varies from 4.5 to 5.3 as the supply covers the range -5.7 to -6.3 . In order that the flipflop be unaffected by the drive pulse the capacitor voltage must begin sufficiently low that it will not cause Q_2 to conduct even with the largest transistor base voltage. Thus the $C_1 - Q_2$ node must remain below $-0.6 - 0.2$ or -0.4 volts and will therefore have been below -5.2 or -5.7 (depending on the supply voltage) before the DDM pulse can be safely applied after a previous setting of the flipflop. Thus the $C_1 - Q_2$ node must recover about 90 percent of its total swing, a feat which can be accomplished in about 2.5 nsec constants at about 500 nsec.

A resistor, through more expensive design is possible, limiting voltage spikes to -6 volts in the flipflop collectors. In this case B_1 can be returned with no danger to -12 volts to produce a much faster capacitor recovery.

III.0 DESIGN OF BUBBLING LOGIC

Figure 2-7 illustrates gating connections to a standard flipflop which will perform Bubbling logic. This circuit embodies an extension of the ideas described in connection with the Stacking Logic circuit design.

III.1 MODE OF OPERATION

As in the case of Stacking Logic design, capacitor C_1 provides the temporary storage of the priming information, which, however, in this case is a function of the states of both the flipflop to be gated, B, and its neighbor, A. Because of its two binary inputs C_1 is required to store information related to four states, only one of which, the primed state, indicates that the flipflop will reverse in the event of a DOWN pulse, say. Referring to the voltage level of the nodes U and L at the upper and lower ends of capacitor C_1 , the gate conditions can be summarized as in Table 1.

TABLE 1

	Input from Adjacent Flipflop (A)	Input from Gated Flipflop (B)	Node U	Node L	
1)	-	+	-	+	unprimed states
2)	-	-	-	-	
3)	+	+	-	+	
4)	+	-	+	-	primed state

In the event of a positive going GOWI pulse case 4 or the orlved value is the only one for quick conduction of D_2 and setting of the following should occur. In cases 1 and 3, D_2 does not conduct along with D_1 and positive via D_4 while in case 2, though D_3 conducts, node U has been negative and the added pulse voltage at U will be insufficient to cause D_2 to conduct.

III. CIRCUIT DESIGN

The Flipflop

The flipflop design is similar to that used with Stacking Logic, though the load-driving requirements are more stringent. Each flipflop must support a minimum static load consisting of its own R_2 and the R_1 of the adjacent flipflop. The transient load present during the charging of C_1 is limited but may assume various values depending on the particular states of the flipflops.

The worst case occurs when the flipflop is gated directly by the signal gates shown in Figure 2-7, at a time when flipflop A, being a 1, is supporting the current in R_1 and flipflop B being a 1 has released the current in D_2 . The maximum current, partly coupled through the storage capacitance of C_1 and C_2 will be approximately $(12 + 6)/R_2 - 6/R_1 + (6 + 6)/R_1 + 12/R_2$ for 12-46 and 46-volt connections to R_1 and R_2 shown. Though, as in the case of the Stacking Logic design, the speedup capacitor C_2 is of some help, the charging time of C_1 will be sufficiently slow as to require the major part of this current as static load-carrying capability in the flipflop.

Gate Components

The static design of the gating elements follows generally the same ideas as have been demonstrated with the Stacking Logic design. For the same reasons as previously stated D_1 is a silicon diode. A silicon diode is also used for D_4 where the added drop at very small currents allows the driver system to support a larger part of the load of R_2 than it might otherwise do.

The Storage Capacitor

A tolerance design for the determination of the value of capacitor C_1 will not be given here due to its length. The details are similar to

to those discussed previously, though the existence of additional components in the driving path via D_2 , introduces sufficient variability that a completely worst case design does not seem advisable. The penalty for accommodating the unlikely event of accumulated tolerance would be greatly reduced upon normal operation. As this seems to be a large price to pay the recommended design will fail the usual worst case transient analysis. Though a value of C_2 of 150 pF has been recommended, capacitors of one third this value were found satisfactory on a small scale test. The time for recovery of capacitor C_2 before Stacking/Bubbling operations can proceed is estimated to be about 500 nsec.

4.0 DIRECT AND CONDITIONAL INPUT GATES AND INPUT OF

The two designs shown in Figures 1-1 and 2-1 for this function are similar in their use of diode input logic, and differ mainly in the technique of level shifting used. Gating is controlled by a separate diode gate for each signal input as well as by a CONDITIONAL GATE CONTROL (Figure 1-1 and 2-2) which provides one of a pair of mutually exclusive signals to each input gate via resistors. With this control set to DIRECT, gating is straight-forward. With the control set to CONDITIONAL, another level of diode logic is caused to operate making the input gating additionally conditional upon the state of the corresponding register flip/flop.

The result of gating a negative '1' is a negative voltage fed to the last stage of diode logic where a negative OR function of all gated inputs is formed and amplified.

4.1 CIRCUIT DESIGN

The current level in the diode logic is established by the choice of the resistor labelled R_1 in Figures 1-1 and 2-1, which determines the minimum positive driving capability of the diode logic. Once this choice is made the negative driving characteristics must follow. It is important to note that a design able to support some minimum load at its negative output

will supply considerably more current when tolerances are nominal or at their other extreme. This excess current, though perhaps unnecessary, must be supported by various gates, clamp diodes, saturated bases, etc., and in this way is a powerful influence on the rest of the design. The excess current can be reduced if the load driving capability of the logic in the negative direction is reduced, or alternatively it can be used to advantage in the present case to increase speed of operation. The former approach is followed by the circuit of Figure 1-1, the second by that of Figure 2-1.

In Figure 1-1 an emitter follower is used to drive the output inverter, supplying it a large turnon drive, limited by the diode negative feedback, and controlling the turnoff drive from the 2.7K resistor to +6 volts. The base of the emitter follower is quite easy to drive, certainly in a static sense, and will require virtually no DC base current. Thus, the 8.2K resistor to +6 volts is used to supply leakage and stray capacity for positive going signals and represents the only static load for which the rest of the circuit must be designed.

In Figure 2-1 an NPN inverting circuit is used to drive the first output transistor. Though this configuration has considerable current gain it still requires a large static base current. This and various stray currents are supplied by the 5.1K resistor to +6 volts. The logic must be able to pull negative on the 5.1K as well as supply excess current for transistor turnoff. Since the voltage swing at the base is limited by the conducting base and a bumping diode, changing of stray capacitance is not too important. Though the logic as designed will supply only 0.8 ma of turnoff current in the worst case its nominal operation, and thus typical speed will be much improved.

7. COMPLEMENT CIRCUITS

Complement circuits (Figures 1-2, 1-7, 2-3, 2-11) are interposed in the signal path between the INPUT OF and Flipflop gates and between the OUTPUT AND and OUTPUT OR circuits. Their function is the usual one of providing either the input signal, 1, or its complement as an output, 0, under control

$$I = 100 \text{ } \mu\text{A}$$

Complementers of Type 1 and 2 differ somewhat in circuit detail though the input and output complementers of each type are virtually the same. Each of the designs is based on $\pm 5\%$ power supplies, $\pm 10\%$ resistors, $V_{eb_{sat}} = V_{ec_{sat}} \leq 0.6$, $V_{diode} \leq 0.6$ and a minimum β as indicated adjacent to the transistor in the figures (either 20 or 30). In circuits of Type 1 over-current is supplied to a large degree by the speedup capacitor of 10 pf. In those of Type 2 a speedup is not used, though the current levels could be reduced somewhat if it were. Because of the simple drive used in this case and the loading effects of the capacitors on the drive circuit as it falls negative, a smaller speedup capacitor < 20 pf would be most satisfactory.

VI. OUTPUT AND CIRCUIT

The OUTPUT AND Circuit shown in Figures 1-7 and 2-10 are identical directly to parts of the INPUT OR circuit of the same type. Since a negative OR doubles as a positive AND, the notation is consistent with positive "1"s available from each flipflop a zero side output.

Because of the simpler gating logic required, the diode gate input used in the INPUT OR can be replaced by a gate signal on the gate resistor. This simplification was not available at the input due to the need for conditional gating. The external community gating drivers used, can be identical to the input part of the CONDITIONAL GATE CONTROL of Figure 2-7.

VII. UP AND DOWN DRIVERS

Enabling Logic and to a lesser extent Stacking logic requires UP and DOWN drive signals of well-controlled amplitude, duration and rise time.

circuits for both purposes are shown in Figures 1-8 and 1-9, where the differences are related only to the input requirements of Type 1 and Type 2 circuits.

The signal output levels are controlled by saturating transistor and diode bump where necessary. Regeneration, designed to operate as soon as the output signal begins to go positive, ensures a fast-rising edge. The regenerating capacitor also serves the purpose of pulse stretching so that the minimum length of the UP and DOWN driver can be assured by this means.

Diode inputs to the base of the output transistors allow the zero signal at the output of the INPUT COMPLEMENT circuit to inhibit the application at the UP/DOWN drivers.

In order that the UP and DOWN drives be as nearly possible simultaneous for Bubbling Operations, a separate driver used to gate both UP and DOWN is incorporated.

VIII. CABLE DRIVERS AND TERMINATORS

A cable driver and a cable termination gate is required for output from and input to, flipflop M. Circuits for these purposes are shown in Figures 1-8, 1-9, and 2-9.

The cable to be used has a 93 ohm nominal impedance and is matched at the receiving end by a 91 ohm termination. During the time for which the cable driver is on, the sending end is also matched. Signals of 2 to 3 volt nominal amplitude are transmitted in this way.

Two basic designs of terminators are shown. The diode-coupled design of Figure 1-9a presents only a small loading of the cable when gated and a negligible loading when not. Thus it may be used for multiple taps on a long cable if need be. The transistor-coupled design of Figure 1-9b presents a somewhat greater load to the cable which depends on the precise circuit configuration (Figure 1-9c). In the worst case shown the load may be as small as 300 ohms during gating but this should not cause serious reflections.

The gate drivers required by the stalactite board are many and varied. The majority of these drive resistor gates negative through a 0 to 9 volt swing, some operate via diodes at standard signal levels, while a single one used for flipflop gating in Type 2 circuits must go from zero to +5. Though the detailed designs are incomplete as yet and are not included in this report, they are generally similar to circuits which have been described, namely the Conditional Gate Control, Flipflop Signal Drivers, the Output Driver, etc.

By the use of currently available, medium power, silicon, npn transistors like the Motorola MM 408, semi-saturating drivers capable of 200 or 300 ma are easily designed, giving a fanout of perhaps 20 or so in the worst case. Because of the reasonably small fanout there should be no need for special cable or termination resistors.

Gate signals which are fed through diodes in the manner of logic signals constitute a rather special problem with respect to noise allowance. The noise margin allowed in the logic is small and consistent with the short distance over which a signal must travel from one stalactite board to the next. Gate signals on the other hand are less local and problems of inter-ground noise voltage, etc., may exist. This is particularly important for the positive swing of signals derived from grounded emitter amplifiers. Accordingly the positive signal swing of this type of gate should be extended to about +1 volt or so.

X. EXPERIMENTAL VERIFICATION

Thus far, a complete Stalactite board has not yet been assembled. However, tests have been made to varying degrees on various component parts. The greater part of the effort thus far has been spent on developing an adequate Bubbling Logic system. The complexity of this part of the stalactite alone makes it extremely difficult to perform complete tests without a complex logical control. However, considerable success has been had using three and four coupled flipflops and special purpose test-pulse generating equipment.* Since the complete findings of these experiments will be reported on elsewhere, a brief description of the measurement techniques and some results only will be described here.

* Test equipment has been fabricated and tests performed by D. C. Hall.

A multi pulse generator was evolved in which a group of 10 or 20 pulses could be alternated with a group of 10 or 20 pulses. The number of pulses in each group was variable as was the overlap of the pulse trains. By adjustment of the overlap in alternating sets of UP and DOWN pulses could be preceded by some adjustable number of either alone. During the blank period between pulse groups the flipflops could be reset to any desired initial state. Thus it was possible to controllably repeat some pulse sequence of interest while observing flipflop behavior. Of course, in addition to the possibility of alternating pulses, overlapping pulse clouds were easily generated. In this way the response of the register to "simultaneous" pulses could be observed.

Initial experiments were done on several different designs of Bubble Logic on which the final design of Figure 2-7, for example, is based. The designs for which most data is available differed from that of Figure 2-7 in the respect that the impedance level was generally higher by perhaps 50 percent and the storage capacitors were disproportionately lower. There is no very valid reason, in hindsight, for lowering the impedance level of the circuit to that of Figure 2-7. A marginal improvement in speed, less noise susceptibility and increased power consumption seem to be the only important factors.

Measurements on the prototypes indicated that simultaneous operation was possible for UP and DOWN drives coming within 60 nsec or each other and that alternate pulse operation was guaranteed for pulses farther than 270 nsec apart, using a 70 nsec pulse width. This measurement compares reasonably with the critical time constant of about 300 nsec for the particular circuit. The flipflop settling time measured from 10 percent in, to 90 percent out of the last moving collector was 65 nsec.

Though some confidence has been achieved by measurements of this limited sort, no means is presently available for detecting false operation which may occur randomly and/or at a low rate. A device is about to be constructed, with similar circuits to those already used, to make clock pulse generation conditional upon the correct flipflop having operated during the last clock pulse. Thus when the cycle stops due to failure of an offending flipflop and triggering condition may be detected.

The circuitry of the input driver circuit is shown in Figure 1. The circuit is designed to drive the input of the output driver circuit. The input driver circuit is designed to drive the input of the output driver circuit. The input driver circuit is designed to drive the input of the output driver circuit.

It was found that for all possible conditions of input signal, the time delay of the input driver circuit including the total operation time of the output driver circuit, the maximum time for 50 percent input to 50 percent of the output of the output driver was less than 95 nsec. The operation time of the input driver was measured to be about 40 nsec from 50 percent input to 50 percent output. These measurements were taken with a single input using a single channel oscilloscope to duplicate other inputs. The output driver was loaded, though measurements were made with three 11.5 pf probes on the output of the input and output driver and the output driver.

Conclusions

Designs have been illustrated for the static CMOS logic implementation based on two design philosophies. However, a decision regarding the relative merits of the two circuits must await further large scale testing.

The circuitry of the input driver circuit has been shown to be quite fast (< 9 nsec) with Type 1 circuits. This would indicate that perhaps a reduction in current levels might be possible while maintaining adequate speed. Thus a settling operation would require little settling.

Measurements taken on measurements of isolated sections of these circuits indicate that the signal propagation from the input, through a flip-flop, and to the output should be about 100 nsec.

A complete combinatorial with feedback logic can be implemented with 10 transistors, 24 nodes, 245 transistors and 15 capacitors in Type 1 circuits. If a single logic alone is used, 10 transistors, 10 nodes, 100 transistors and 15 capacitors would be needed.

If the 0 flip-flop and EXTERNAL GATE CONTROL were removed, the external gates on flip-flop 2 were eliminated and if the last gate

WIRING 1W555

TT51

TRANS

PNP

2N903

NPN

2N093

NUMBERS NEXT TO TRANS INDICATES MINIMUM β FOR DESIGN

0
-6

R_1
62K

2.7K

20

120

470

2.2K

0 TO INPUT COMPLEMENT IF 0

GIVES NOMINAL SIGNAL SWING

FAN IN OF 3

GATE = 0

0
-6

INPUT = 0

0
-6

D2

D3

D4

0 FROM 7-BIT 7-BIT OUTPUT (FIG 1-6)

3.60

3.3K

FAN OUT OF 9

CONDITIONAL GATE CONTROL

0 NORMAL/DIRECT
-12 CONDITIONAL

FROM EXTERNAL DRIVER

0
-12


INPUT OF AND GATES WITH DIRECT AND CONDITIONAL CONTROL

Fig 1-1


GATE




COMPLEMENT
DIRECT




INPUT COMPLEMENT GATE








OUTPUT AND (Fig. 1.1)




TO CARRY DRIVEN (Fig. 1.2)







CABLE DRIVER



CABLE DRIVEN GATE


CABLE DRIVER AND CABLE DRIVEN GATE
FOR M DEVELOP

(Fig 1-6)

1-9a



1-9b




STANDARD CABLE TERMINATIONS

1-9c




TERMINATIONS OPTIONAL CABLE CONFIGURATION


OPTIONAL TERMINATIONS



INPUT COMPLEMENT GATE



BISTABLE FLIPFLOP SIGNAL DRIVER



TO
OUTPUT AND
(Fig 2-10)

MELIFLOP






Fig 2-8




OUTPUT CABLE DRIVER




TERMINATED CABLE GATE

M-FF CONNECTIONS



OUTPUT AND GATE

Fig 2-10




* PRECISION 1% METAL FILM
DESIGN 3%

+ SELECTED FOR HIGH β , LOW V_{eb} twd AT 40 ma
DESIGN $\beta = 30$
 $V_{eb} = .3$ TO $.6$ AT 40 ma

-2 VOLT SUPPLY

Fig 2-12



OUTPUT CIRCUIT FOR
STACKING LOGIC UP/DOWN DRIVER

WHEN
PNP ZN
NPN ZN
RESIST


NOTES
DIODE
DIODE
ZENER

INPUT O

CONDITI
CONTRC

FROM
EXTERNA
DRIVER

OUTPUT AND, COMPLEMENT GATE, OUTPUT OR,
OUTPUT DRIVER



PAU STALACTITE BOARD

10-10-62


10-10-62

WHEN NOT SPECIFIED

PNP 2N965
NPN 2N797
RESISTORS 1/4 W

NOTES

DIODE IN955
DIODE 1N51
ZENER 3.3V




ERRATA TO REPORT NO. 127

In Report No. 127, the fold-out schematic of the entire stalactite contains several errors in the gating circuits between the flipflops of the Stacking/Bubbling register. The schematic, as shown, indicates that the "1" side of flipflop N gates down to the base of the "1" side of flipflop (N + 1). It also shows the "0" side of flipflop N as gating up to the "0" side of flipflop (N - 1).

Actually, however, as indicated in the correction, each flipflop's collector gates to the "opposite" base of the appropriate flipflop. Changes are indicated by a dashed (-----) line.



UNIVERSITY OF ILLINOIS-URBANA
510.84 IL6R v.1 C002 v.111-130(1961)
Some memory elements used in ILLIAC II /



3 0112 088404147